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INTROOU:::TlON 
This thesis is an exploration into the current RISC design 
philosophy through literary research and program analysis. The project 
is co.posed at four parts - Part I: Thoughts on RISC Design Philosophy; 
Part II: Analysis at Software Simulation as a Research Tool; 
Part III: Formal Design of Software Si~ulator; and Part IV; Pascal 
Simulator Computer Program. The tour parts together illustrate the 
basic ideas behind this architectural trend. 
At this time. I would like to thank Or. Steve Pax tor his 
continuous motivation during the Prospectus semester. Ilr. Joseph 
Goldston tor his unlimited time and for his silent contidence in me, 
Dr. Robert Brown tor his grammatical advice and for his patience in a 
very technical subject, Ilr. Charles Jenkins for his unyielding support. 
and, tinally, the Chancellor's SCholars Council and Program for giving 
me the opportunity participate and share in such an excellent program. 
Oun.INIi:PART 1: TIlOlOlTS ON RISC OESIGN PHILOSOPHY 
1 • 1NTROOOCn ON 
11. ADVANTAGES AND DISADVANTAGES OF PRESENT CISCS 
.. A. Advantages 

i. Compiler Simplicity 
ii. functionality at the Hardware Level 
iii. Improved Architectural Quality 
B. Disadvantages 
i. Increased Design Time 
ii. 	 Increased Design Errors 
iii. 	 Inefficient Instruction Use 
iv. Ineffective Transistor Use

'" v. Reduced Driving Strength 

vi. Slower Execution Time 
Ill. 	 TIlE RISC PHILOSOPHY 
A. Definition 
B. Characteristics 
i. InstructionsI" , " a. Size 
-.\ b. format 
o
,. 
r c. NWDber per cycle 
' S' d. Branches 
I" 	 e. Types 

, ! 1. lIemory
,: ", ' .. , (a) Load 
(b) Store.,
i 2. Registers 
,. (a) Arithmetic 
; (b) Logic 
• I 	 (c) Shift 
I t . ' 
(d) Subroutines:;~ 
(e) ~indow Changes., " , (f) Interrupts 
ii. Addressing Modes 
, ( 
iii. Support of High-Level Languages 
iv. lIardwi red Control 
v. Compile Time 
IV. DE:SCRIPTlON OF PRESENT RISCS 
A. Risc I, University of California at Berkeley 
i. Circuit Technology 
ii. Overlapping ~indow Scheme 
iii. 	 Registers for LOAD and STORE 
iv. NWDber of Instructions 
v. 
B. Rise 
i. 
ii. 
iii. 
iv. 
v. 
vi. 
C. 801, 
i. 
ii. 
i! i. 
iv. 
v. 
vi. 
D. MIPS, 
' ,"": ". . i. 
U. 
Hi. 
iv. 
v. 
vi. 
vii. 
2 
Three-Stage PipeliniDg 
II, University of California at Berkeley 
Circuit Technology 
Overlapping Window Scheme 
Registers for LOAD and STORE 
Instruction Speed 
1\ree-Stage Pipelining 
Avoidance of Delay Execution 
IBM Research 
Circuit Technology 
Reduction of Memory Access 
Number of Instructions 
Instruction Speed 
Four-Stage Pipelining 
Avoidance of Uelay Execution 
Stanford University 
Ci~cu~t Technology 
Registers for LOAD and STORE 
Reduction of Memory Access 
Number of Instructions 
Instruction Speed 
Instruction Format 
Avoidance of Oelay Execution 
V. S\llllARY AN!) CONCLUSION 
THOUGHTS ON Rise DESIGN PHILOSOPHY 
IN'I1HlOOCTION 
Within the realm of computer design philosophy, a controversy stirs. 
lThis conflict concerns the design of instruction sets. Presently, 
computers are designed with a large, complex instruction set. These 
machines are appropriately denoted Cises - £omplex !nstruction ~et 
fomputers. Opponents to this philosophy support computers designed With 
a relatively small. simple instruction set. These machines are called 
RIses - Reduced !nstruction ~et fomputers. This controversy arose quite 
recently in the early 1970s and remains to be settled. Although only 
four RISCs presently exist and research in this area is not complete, 
RISC design thoughts are strong and clearly challenge the standard elSCs. 
Technological advancements in the twentieth century have been 
unequalled. The .last eighty-five years have seen the birth of many 
innovations - television, microwave ranges, aircraft, and state-of-the­
art space satellites. However, one invention, which is often used in all 
of the previous examples, has probably been the single most powerful and 
unparalleled innovation. This giant is the computer. 
The first successful computers were born in the 1940s and have 
continued to grow as the demand for them in society and business increases. 
The early computers could only perform simple functions. As man sought 
to make greater use of computers, he had to make advances in the area 
of computer design. 
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Early computers. such as the 1946 Wark-I. were digital electronic 
machines whose capabilities were few. They carried out a minimal 
number of functions. and. therefore. their instruction sets were small. 
Colwell. Hitchcock. Jensen. S~runt. anu Kollar in -Computers. Complexity • 
and Controversy· discuss an example of these primitives. The 
instruction set of the Mark-l was comprised of seven extremely simple in­
structions such as adds and jumps.2 As computers began to be utilized 
for many different and increasingly complex applications. the need began 
to rise for more functionality at the machine level, and, therefore, 
more and more instructions were gradually added to the previous instruction 
sets. Thus, computers became extremely complex. carrying out hundreds 
of distinct operations. Colwell and his Colleagues note another 
excellent example. The instruction set of the 19T7 VAX is huge, 
containing hundreds of instructions. Some of the instructions are rather 
complicated, allowing such capabilities as automatically inserting an 
element into a doubly linked list or evaluating a floating point poly­
nomial of arbitrary degree,3 This machine is an example of a CISC. 
Practically all computers today are Cises, and this principle of 
computer design is supported by the so-called ·families· of computers. 
Colwell and his colleagues mention the fact that new mouels of existing 
computer families are usually required to match the capabilities of 
of earlier models in addition to their new advanced features. 4 Hence, 
the ' complexity accelerates. 
With the beginning of the 1970s, however, some leading experts on 
computer arChitectural design began to contemplate a change. They 
proposed a reduction in computer complexity and design. In particular, 
they explored the possibilities oi reducing the instruction set size to 
yield more simply designed machines. This computer architectural trend 
is the basis for a new set of machines - Rises. Presently. only four 
RIses are com~lete in the United States. two at the University of 
California at 6erkeley known as Rise I and Rise II, one at the IBM 
Watson Research Center known as 601. and one at Stanford University 
known as MIPS. So. the amount of research and testing of this current 
design philosophy is still small compared to the abundancy o{ today's 
Clses. 
As with all innovative ideas that challenge present standards, 
controversy 15 inevitable. In !act, some see the CISC versus RISC issue 
as the hottest debate touay'in the area of computer architectural 
philosophy and design. RIse proponents are convinced that the simplicity 
that this design philosophy dictates provides enough positive effects 
to outweigh any negative side effects. They stress speed, simpliCity, 
and efficiency as the most important {actors to be considered. 
On the other hand, Clse proponents feel that increased complexity 
of computer design is essential for continuous computer implementations. 
Those who support Clse design philosophy are at a certain disadvantage, 
however. Colwell and his colleagues state that documented research into 
RIse thought rarely illustrates the situations in which the Rise design 
could iail to work. Also, Cise proponents have remained silent and 
do not have a clearly defined set oi design principles. S And so the 
debate continues and will probably grow rapidly until all aspects of 
both Clse and RISC design philosophy can be numbered and evaluated 
resulting in the distinction between the two of the better architectural 
design thoughts. 
This paper surveys the debate between RISC and CISCo It will present 
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the general advantages and disadvantages of CISC. Then. the paper will 
define the RISC philosophy and describe its characteristics in terms of 
instructions. addressing modes, support of high-level languages, 
hardwired control, and compile time. At that point, it will present a 
brief and general description of the four completed RIses. finally, the 
paper will offer some evaluation of the two philosophies, RISC and CISC, 
and the author's viewpoint of their credibility. 
AIlVANTAG£S AND OI5.WVANTAG£S Of" PREseNT CISCS 
Regardless of the new Rise thought, CISCs have flooded almost all 
aspects of society and business, and their proliferated use does demonstrate 
some of their advantages. The process that evolved the first simple 
computers to the present Clses was the gradual addition of instructions 
to the instruction sets. These additions were made for particular 
advantageous purposes. Patterson, in his -aeduced Instruction Set 
Computers· outlines these purposes. The more complex instruction sets 
would support compilers of much greater simplicity and reliability• 
Although this premise is not always true in implementation, the Clse 
design theoretically supports it. 
In addition, elsc designers felt the need to move as much functionality 
to the hardware ~s possible. This stipulation required the addition 
of instructions of greater complexity. Likewise, these additional 
instructions began, purposely, to resemble the statements of programming 
languages. In this way, designers hoped to reduce the ·semantic gap· ­
the differences between assembly and programming languages. finally, 
Clses were thought to be of higher architectural quality in terms of 
·program size. the number of bits of instructions. and bits of data 
fetched from memory during program execution.-b 
Needless to say. however, CISCs have prominent disadvantages 
which sparked the RISC design trend. Uavid A. Patterson and Carlo H. 
S:quin in their -A VLSI RISC· point out two direct consequences of elSCs. 
Invariably, complex instruction sets increase design time and design 
errors. 7 This disadvantage stems from the addition of more complicated 
instructions. Colwell and his colleagues stress an even more profound 
Jisadvantage. ·CISC machines consistently show that few of the 
available instructions are used in most computing environments.·B 
Therefore, these complex instructions, for the most part, are both 
superfluous and inefficient. Still other disadvantages exist which 
relate to computer architecture. In a doctoral dissertation entitled 
Re~uced Instruction Set Computer Architectures of VLSI, the author 
~anolis G. H. Katevenis lists several architectural drawbacks of CISC •• 
He noted that the RISC project at Berkeley uncovered the fact that 
complex instruction sets require hardware support that does not most 
effectively use the transistors in a VLSI processor. finally, additional 
instructions result in additional gates, and driving strength 
is reduced because a saaller amount of power is readily available for 
9each gate. The most obvious disadvantage of Clses is slower execution 
time, and ~atevenis explains how this disadvantage results. ·A more 
complex mode of operation usually means interposing more circuit elements 
in the path of information flow: for example, additional or larger 
input multiplexors, increased output fanout, or mo~e circuits hanging 
off busses. This inevitably reduces the maximum possible operating 
speed.·10 
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THE RISC PHILOSOPHY 
Considering both the advantages and disadvantages of CISC design, 
early RISC thinkers still felt the need for a change. They believed 
that the present Clses were heading toward a fatal end. Their opinions 
included the idea that Clses would become so complex that the tradeoff 
between size/complexity and efficiency would become unbalanced. 
Therefore, these thinkers began to speculate upon a different set of 
ideas. Their ideas centered around the possibility of a machine with 
a smaller set of instructions and with instruction cycles as fast as 
possible. This proposition led to the development of the first HISCs. 
RISCs can be characterized by their unique implementations. 
Primarily, all instructions are of the same size and format. Patterson 
notes the consequence of this rule. -rhis restriction allows RISCs to 
remove instruction decoding time from the critical execution path • 
Single-sized instructions also simplify virtual memory, since they 
cannot be broken into parts that might wind up on different pages. nll 
Another trait: one and only one instruction is executed per cycle. 
At this point, some doubt often arises over such multi-cycle processes 
as floating-point capabilities. Patterson answers, -Multiple cycle 
instructions such as floating-point arithmetic are either executed in 
software or in a special purpose co-processor. (Without a co-processor, 
RISCs have mediocre floating-point performance.)_12 A special 
instruction, the branch, has a specific characteristic which Patterson 
explains. -Rise branches avoid pipeline penalities ••• The generic 
RISC solution, commonly used in microinstruction sets, is to redefine 
Jumps so that they do not take effect until after the following 
instruction; this is called the delayed branch. The delayed branch 
allows RlSCs to always fetch the next instruction during the execution 
of the current instruction.- 13 
Concerning the various forms of Rise instructions, only two baSic 
types exist: those that access memory and those that operate between 
registers, At this point, a clear consequence is evident, A RISC 
instruction does not operate on data in memory with data in a given 
register, Therefore, any data that requires manipulating must be 
pulled in fro. memory. This requirement provides for fewer aDd less 
complex addressing modes; these will be discussed later. The only t~o 
instructions that access memory are LOAD and STORE. Clearly, LOAD 
retrieves data from memory to the registers for manipulation and STORE 
transfers data from the registers back out to memory. The other 
instructions operate between registers and include such basic operations 
as arithmetic, ADO and SUBTRACT for example; logie, AND and OR for 
example; shifts which provide for carries in arithmetic computations 
and some multiplication and division; jumps whiCh allow loops and 
subroutine calls; and other instructions to handle window changes and 
interrupts. One will note, here, that all of these instructions are 
are extremely simple, and, even with the addition of their different 
forms such as integer ADD and ADD with carries, they compromise a 
reduced set compared to the set of CISC's instructions. 
As mentioned earlier, memory in HISCs Is only accessed by LOAD and 
STORE. Therefore. addressing modes are reduced aDd simplified. 
Patterson states that by RISC restrictions only two addressing modes 
are available. indexed and PC-relative. 14 
Another characteristic of RISCs is their support of high-level 
tl 
languages. This trait must see .. both necessary and obvious since any 
machine which did not support high-level languages would inevitably 
become obsolete. Patterson and Sequin illustrate two ways in which 
RIses accomplish this support. -Given the limited number of transistors 
that can be integrated into a single-chip computer, most of the pieces 
of a RIse high-level language system are in software, with hardware 
support for only the most time-consuming events •• the procedure 
call/return is the most time-consuming operation in typical high-level 
language programs ••• thus, Risc 1 (as an example) attempts to handle 
local variables, constants, and pro~edure calls efficiently while leaving 
less frequent operations to instruction sequences or subroutines,_IS 
In addition, two other characteristics are applicable to RIses: 
hardwired control and more compile time. Hardwired control provides 
that the flow or path of control, that is of instruction control, is 
.:' 
maintained by the actual machine, More compile time refers to the extra 
time needed by the compiler to compile jobs because of the simplified 
~: 
reduced instruction set. Colwell and his colleagues elaborate. 
-Hardwired control provides for the fastest possible single- cycle 
operation ••• More compile-time effort offers an .opportunity to 
explicitly move static run-time complexity into the compiler.-16 
OKSCIUPTlON OF PRESENT RIseS 
Although RIses have the previously described characteristics by 
definition, the four completed RIses do have unique personalities. The 
Risc I, completed at the University of California at Berkeley, was 
built with NMOS VLSI technology as Patterson notes. 11 
q 
Another characteristic of Risc 1 is its use of a register windo .. 
scheme. ratterson and Sequin explain this complex manipulation of 
data. After exaaining high-level languages, researcbers have concluded 
that procedural calls require the most time and thus create the mos~ 
inefficiency in high-lewel language programs. Furthermore, since 
complex instructions in Clses are subroutines in RIses, RISC programs 
have the potential of even more calls. Consequently, procedural calls 
need to be made as fast as possible. Risc I attempts to meet this need 
by its register window scheme. Patterson and Sequin explain this 
rather difficult scheme. Primarily, one must realize that the extra 
time needed for procedure c'alls involves the passing back and forth of 
para~ters and the saving of registers. When a procedure call is evoked, 
a ·window- of registers is allocated. When the return is evoked, a 
pointer is reset to the original window of registers. Also, as different 
procedures are evoked, the allocated windows overlap, and parameters 
are passed in the registers common to both procedures. Figure I 
illustrates a window of registers. Registers RO through R9 are denoted 
global, meaning that they do not overlap and are not affected by 
procedure calls. Registers RIO through RlS are denoted low, indicating 
that parameters in these registers are passed to the called procedure. 
Registers Rl6 through R2S are denoted local and contain variables local 
to the corresponding procedure. finally, registers R26 through R31 are 
denoted high and contain parameters passed from the calling procedure. 
When a procedure is called, only new registers RIO through R31 are 
allocated, and the low registers of the calling procedure become the 
18
high registers of the called procedure. As one can see, parameters 
are passed and registers can be stored Mithout actually moving the 
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~ata. figure 2 describes the register ~indow scheme when procedure A 
calls procedure B and procedure B calls procedure C, This capability 
is vital to the RISC philosophy because of its crucial time-saving 
factor. 
Other characteristics of Risc I, as Patterson states, include the 
fact that fifteen percent of its registers are used for LOAD and STORE. 
In addition, Risc I's reduced instruction set inCludes thirty-nine 
instructions. Finally, Risc I implements a three-stage pipeline of 
execution illustrated in Figure 3. 19 This implementation aids in saving 
time which is so important in RISC design. 
A second version of Risc I, called Risc II, was completed at 
Berkeley also, and Patterson examines its traits. Risc II wa:s built, 
Just as Rise I, with NMOS VLSI technolOc;JY. Risc II also supports the 
overlapping register window scheme as previously described for Rise I. 
Likewise, fifteen percent of Risc II's registers are used for LOAD and 
STORE. Its chip runs at 330 nanoseconds per instruction. As with Risc I. 
Rise II supports a three-stage pipeline of execution. One basic 
difference between Risc I and Risc II is Kisc II's use of an internal 
forwarding teChnique to avoid delay execution. This teChnique tests 
operands and systemically advances the outcome of one instruction to the 
next. 20 
IBM built its version of a RISC called the 601. Patterson took a 
21look at its unique traits. It was built with USI ECL which more 
closely resembles the technolOc;Jy of microcomputers. In reference to 
memory access, the 601 implements one-cycle LOADs to reduce the costs 
of excessive accesses to memory. To explain, three ports are necessary 
for a LOAD, two to memory for instructions and data and one to registers 
for .riting. In the first cycle, the effective a~dress is coaputed; 
in tbe second, the operand is fetched; and in the third, the data 
becomes available. Consequently, the instruction after the LOAD cannot 
depend upon the operand co.ing from memory. The 6OI's reduced 
instruction set includes ooe hundred and two instructions, and its chip 
runs at 66 nanoseconds per instruction. The 601 supports a four-stage 
pipeline and the internal forwarding technique to avoid delay execution, 
both of which are similar to the corresponding techniques of Risc 11.22 
The fourth completed RISC is known as MIPS, which was built at 
Stanford University. Patterson reveals the MIPS's characteristics• 
MIPS was created with NMOS VLSI technology. Thirty-five percent of its 
registers are used for lOAD and STORE. MIPS supports, as did the 601, 
one-cycle LOADs to reduce memory access costs. In regard to instructions. 
MIPS's reduce~ set comprises fifty-five instructions, and its chip runs 
at 500 nanoseconds per instruction. MIPS does, however, demonstrate some 
differences. For every 32-bit word, two instruction. are executed 
instead of one. The general thought, then, would be that the execution 
time would be cut in half. However, due to the need of a full 32 bit. 
for Jump and memory access instructions and the fact that data 
dependencies preclude some combinations, this time was only reduced by 
ten to fifteen percent. Therefore, the two-instruction-per-word format 
is not being considered in later versions. !dIPS makes use of external 
software to avoid delay execution in the belief that software control is 
faster that hardware control in this particular situation. 23 
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sU»/IIAR't AND CONCLUSI ~ 
,-­
The RIse philosophy flourishes. The RIse architectural trend 

promises simplicity of instruction sets and machine design and speedy 
 r
HIGH Iexecution time. However. it also promises less functionality at the 

machine level. thus amplifying the software consequences. In a nutshell. 

t------------I R26else design thought provides 	the opposite. As aD advantage, it provides R25 
great functionality at the machine level for complex applications and. 

therefore. much less soft.are crisis. On the other hand, elses pay for 

LOCALtheir functionality .ith the disadvantages of complex instruction sets 
and machine designs and, at 	times. slo. execution time. One must note 
that a tradeoff must occur. 	and, depending upon the situation. perhaps 
t---_________ ,RI6 
one computer .ould be more efficient for a certain task than the other 'R15 
and vice versa. Although RIses certainly have their advantages and have 

been used quite successfully. this author feels that elses .ill dominate. 
 LOIC 
This opinion is supported by 	 the facts that the .orld and the problems, " 
it creates become increasingly complex every day and that the machine ~-_--l~!0 
that attempts to solve these problems must increase in complexity in 

order to remain compatiable. Although this tradeoff costs extra 

complexity in instruction sets and machine design and extra execution time. 

GLOBAL 
J'; -. 	 these consequences must be considered acceptable in order to obtain the 

complex problem-solving capabilities of the computer that this society 

so desires, ~________________________~,RO 

• I 
Figure I. Naming within one 	 virtual Risc I register window. 24 
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PART 11: ANALYSIS Of S~ARE SIM\JUn~ AS A RESEARCH TOOl.. 
'. ~ ~ 
ANALYSIS Of SOFTWARE SIMULATI~ 
AS A RESEARCH TOOl.. 
Software simulation is a tool which enables programmers to test 
the variability of certain algorithms. A software simulator is a computer 
program which acts like the central processing unit of a ca.puter. 
This program fetches each instruction, interprets the specified fields, 
and carries out the operation in software structures. 
The simulator of this thesis works In much the sa-e way. The user 
sets up two external files: one file of assembly language instructions 
and one file of data to be used by assembly language instructions. The 
simulator then reads in both files Into internal arrays. As It fetches 
an instruction, it interprets the hardware registers of the assembly 
language instruction and converts them to software array structures. It 
performs the specified operation and proceeds to fetch the next 
instruction (from the array). In this way, the user can compare two 
assembly language algorithms without having the central processing unit 
actually execute assembly language instructions. 
The variable being tested, as it pertains to RISC design philosophy, 
is the size and execution speed of reduced instruction sets. The author 
of this thesis has proposed a reduced set of instructions covering only 
the basic computer operations. This set and Its instruction format is 
illustrated in Figure I. Two algorithms that were designed by this 
author In assembly language from this reduced instruction set are 
commonly known as the bubble sort and the straight insertion sort. Their 
3 2 
c~plete programs are illustrated in figure 2 and figure 3, respectively , PROPOSED REDll:ED I NSTR ll:TI ON SET 
Immediately following figure 3 are c~plete descriptions of each 
procedure of the simulator. One will note that the only procedures 
po 
wbich pertain to memory are LOAD and STORE procedures ; all other 
procedures operate between registers. This restriction, one .ill 
'...: reaember, is • characteristic of the RISC design philosophy,." 
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Keyword 
lDCNST 
lJ)F1ItlI 
ADDING 
SUBTCT 
STAMKII 
JMPNEG 
JMPALW 
RETURN 
lieaning 
Load constant into register 
Load yalue fra. ~.ory into register 
Addition between registers 
Subtraction between registers 
Store register value at memory 
Jump if negative 
Unconditional jump 
Return to program 
I~STRUCTION fORMAT 
-8- 1> -6-15 -3- -3­--A----a-c'u 
A: 8-character field of LABEL 
a 6-character field of KEYWORD 
C 3-character field of OPERANVI 
0 3-character field of OPERAND2 
1> blank space 
fIGURE 1. 
4 	 5 
STRA I GIlT 	 I NSE.I!Tl ON SORTBUBBU: SOIlT 
UlCNST 00 ,I 	 UlCNST 00 ,2 
UlCNST Dl ,2 	 UlCNST AD ,0 
UlCNST AD ,0 	 UlF1lE1l 0 1 ,AO 
Uln&Ell D2 ,AD 	 UlCNST 02 ,0 
UlCNST 03 ,0 	 UlCNST 03 ,I 
UlCNST 04 ,0 	 UlCNST 04.,0 
UlCNST 07 ,0 	 CIIK UlCNST TO ,0 
ADDING 03 ,01 	 UlCNST n ,0 
AWING 04 ,02 	 ADDING TO ,01 
INN 	 UlCNST TO ,0 ADOING Tl .00 
AIlIlING TO ,04 SIlBTCT TO ,n 
SUBTeT TO ,00 .nIPNEG TO ,I:J'I) 
UlCNST n ,0 OTR lDCNST T2 ,0 
AWING Tl ,02 ADDING T2 ,DO 
AIlOING n ,U7 ADDING T2 ,T2 
~ 1~1 LDCNST Al ,0 	 ADDING T2 ,04 
ADDING Al ,n 	 UlCNST Al ,0 
ADDING TO ,07 	 'ADDING Al ,T2 
UlCNST A2 ,0 	 UlCNST T3 ,0 
AIlIliNG A2 ,TO 	 ADDING T3 ,AI 
lDFMEM 05 ,AI 	 UlCNST T4 ,0 
lDFKEJI 06 ,42 	 ADDING T4 ,T3 
UlCNST T2 ,0 	 UlCNST T5 ,0 
.1. LOCNST T3 ,0 	 AOOING T5 ,DOFIGURE 2. 	 FIGURE 3.
AWING T2 ,05 SUBTCT T5 ,03 
ADOING T3 ,06 AOOING 02 ,T5 
SUBTCT T2 ,T3 INN UlCNST T6 ,0 
JlIPNEG T2 ,SlIP AIlIlING T6 ,02 
CIIK 	 SUBTCT 04 ,DO AWING T6 ,T6 
LDCNST T4 ,0 	 ADDING T6 ,04 
UlCNST T5 ,0 	 LOCNST A2 ,0 
ADDING T4 ,03 	 ADDING 42 ,T6 
ADDING T5 ,04 	 UlCNST T7 ,0 
SUBTeT T5 ,T4 	 AWING T7 ,A2 
JIlPNEG T4 ,OTI! 	 UlCNST T8 ,0 
JIoIPALW INN 	 UlCNST T9 ,0 
Oj l · .• SlIP 	 STAIIKM Al ,06 AWING T8 ,T4 
STAMEII A 2 ,05 AOOING T9 ,T7 
I . ~ ' ; JldP4LW CHIC SIlBTCT T9 ,T8 

OTR AOOING 03 ,00 JJtPNEG T9 ,MOV 

. , UlCNST T6 ,0 LDCNST TlO,O 

-t,"· ~ LOCNST T7 ,0 ADDING TlO,02 

·1 AIlIlING T6 ,03 ADDING nO,03 

ADDING T7 ,02 AWING TlO, TlO 

SIlBTCT T7 ,T6 AWING TlO,04

'I JldPNEG T7 ,END LDCNST A3 ,0 
UlCNST 04 ,0 ADDING 43 ,TlO'1 
I 	 AOOING 04 ,02 LDCNST Tll, 0 

.nIPAU INN ADDING Tll ,02
I 
END 	 RETURN AlJDING Tll,Tll. 1 
ADDING T11,04i 
7 /) 
(con't) PROCEDURE EXEClITioo 
LOCNSI "oj ,0 
AOilING ,\4 ,11 I 
STAldEIl 43 ,A4 Procedure EXECUTloo performs the basic duties of the central 
SUBTCT D2 ,D3 
JMI'4LW INN processino unit of a computer, The procedure fetches an instruction 
MOV 	 SIAMEII 1.3 ,T4 
ADDING DO ,03 from INSTR_AR, the instruction array, and prints a heading and the 
.DIPALII CHI( 
END Rt:TllRN 	 instruction itself to the screen, Then, EXECUTloo substrinos each field 
of the instruction into the variables LABEL, KEYWORD, OPERANDI, and 
OPERAN02 which are self-explanatory, Next, the procedure tests to see 
if the KEYWOIID is -RETURN- in which case the ENO_Of_PROG flag is set to 
TRUE. EXECUTION then sets the JUMP flag fALSE to clear any previous 
values of JUMP. In the next step, the procedure branches to one of the 
other procedures dependino upon the value of the KEYWORU except when 
KEYWOIID is "RI:."TURN" in which case the t,;ND_Of_PROG flag is set to nWl::. 
Mhen the specified procedure returns, EXECUTION tests for the value of 
the JUMP flag. Only two procedures, JM~NEG and J)lPALM, can set the 
. ~ 
";1; 	 JUMP flag to TRUE. If JUMP is TRUE, the procedure searches for the next 
instruction by resetting the INSTR_AR to the first instruction and 
comparing the JUMP_LABEL, assigned in either JMPNEG or J)lPALW, to the 
current label. If JUMP is fALSE, EXECUTION advances to the next element 
in INSTR_AR and begins execution of the next instruction. 
ti 9 
,. 
", . 
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PROCEDUR£ UlCNST 
Procedure LDCNST i5 called when an instruction oC the fo~t 
(optional 1A&L) UlCNST OPEIlANOI,OPERANU2 
is executed, OPERANDI is always a register corresponding to an array 
element, anu OPERAND2 is always a constan\ value, The procedure 
substrings OPERANDI into the AKRAY_TYPE, which could be data, temporary, 
or address and ARRAY_POSITION, which could be 0 to 99 and which mU5t 
be converted to an integer value. LDCNST then assigns to one of the 
array elements, dependent upon ARRAY_TYPE and AH~Y_POSITlON, the constant 
which is OPERAND2 and which also must be converted to an integer value, 
PROCEllUl!t: UlFMt:M 
Procedure LDFKEM is called when an instruction oC the Cormet 
(optional LABEL) UlfJIEII OPERAMH ,OPERAN02 
i s executed. OPERANDI i5 always a register corre5ponding to an array 
element, and OPERAND2 is always an address register corresponding to an 
element in the audres5 array which points to a p05ition in memory, or the 
I NTEGER_AR , The procedure substrings OPERANDI into the ARRAY_TYPE, which 
could be data, temporary. or address and ARRAY_POSITION, whiCh could be 
o to 99 Bnd which must be converted to an integer value. The procedure 
also substrings the second and third characters of OPERAN02 anu converts 
them to a 2-digit integer value. This value is the position in 
ADDRESS_Aft which contains the position, called MEII_POSITION, which 
points to the element in INTEGER_Aft to be loaded. LOFMEM then assigns 
to one oC the array elements , dependent upon ARRAY_TYPE Bnd ARRAY .POSITION, 
the value in INTEGER_AR pointed to by MEM_POSITlON • 
11 10 , 

PIIOCWUItE AOOING PIIOCEOURK SUBTCT 
Procedure ADDING is called .men an instruction ot the format Procedure SUBTCT is called when an instruction of the format 
.~ ~; . 
(optional LABEL) ADDING OP£RANOl,OPERAND2 (optional LABEL) SUBTCT OPERANDl,OPERAND2 
is executed, OPERANDI and OPERAND2 are always registers corresponding is executed. OPERANDI and OPERAND2 are always registers corresponding 
to array elements. The procedure substrings OPERANDI and OPERAN02 into to array elements. The procedure substrings OPERANDI and OPERAN02 into 
ARRAY_TYPE_l and AllRAY_TYPE_2, respectively, which could be data, ARRAY_TYPE_l and ARRAY_TYPE_2, respectively, which could be data, 
temporary, or address and ARRAY_POSITION_l and ARRAY_POSITION_2, te.porary, or address and ARRAY_POSITION_l and ARRAY_POSITION_2, 
respectively, which could be 0 to 99 and whicb must be converted to an respectively, which could be 0 to 99 and which must be converted to an 
integer value. ADDING then assigns to one of the array elements, integer Yalue, SUBTCT then assigns to one of the array elements, 
dependent 'upon AllRAYJYPE_l and ARRAY_POSITION_I, the addition of the dependent upon ARRAY_TYPE_l and ARRAY_POSITION_ I, the subtraction of 
array elements determined by ARRAY_TYPE_l and ARRAY_POSITION_l and the array elements determined by ARRAY_TYPE_l and ARRAY_POSITION_l and 
", " 
A.RRAY_TYPE_2 and AHRAY]OSITION_2, ARRAY_TYPE_2 and ARRAY]OSITION_2. 
' . 
. ~. 
13 12 
PROCfDURE STAM£II 
Procedure STAMEK is called "hen an instruction of the format 
(optional lABEL) STAMEII OP~I.OPEIiANIl2 
is executed, OPERANDI is al.ays an address register corresponding to 
an element in the address array which points to a position in memory, 
or the INTEGER_"R. and OPEBAND2 is al"ays a register corresponding to 
an array eleaent. The procedure substrings the second and third 
characters of OPERANDI and con.erts them to a 2-digit integer value, 
The procedure also substrings OPERAND2 into the ARRAY_TYPE, which could 
be data. temporary, or address and ARRAY_POSITION, .hich could be 0 to 99 
and .hich must be converted to an integer value. The value found by 
substringing OPERANDI is the position, called MEM_POSITION, which points 
to the element in INTEGER_AR .here OPERAND2 "ill be stored. STAMEW then 
assigns to One of the array elements in INTEGEa_"R pointed to by 
MEM_POSITION the value of one of the array elements dependent upon 
ARRAY_TYPE and ARRAY_POSITION. 
I'ROCEDIl!K JlIPNEG 
Procedure JKPNEG is called .hen an instruction of the format 
(optiollBl UBEL) JllPNEG OPERANDI,OPERAND2 
is executed. OPERANDI is al".ys a register corresponding to an array 
element, and OPEBANU2 is always a label. The procedure Substrings 
OPERANDI into the ARRAY_TYPE, .hich could be data, temporary, or address 
and ARRAY...POSITIIl'l, "hich could be 0 to 99 and which must be converted 
to an integer value. JlIPNEG then tests the value of the array element 
determined by ARRAY_TYPE and ARRAY_PDSITIIl'l to see if it is negative. 
If this value is negative, the JUMP flag is set to TRUE and JUMP_LABEL 
is assigned OPERAND2. If this value is not negative, JUMP will remain 
FALSE. 
15 1-1 
PROCElJURK JMPAUI 
Procedure JWPALW is called when an iastruction of the for.at 
(optional LABELl JMPALW OPERANDI 
is executed. OPKRANDI is always a label. The procedure sets the 
JIJtP flag to TRUE. and JUIIP_UBEL is assigned OPERANDI. Jllt'ALW is 
an uncoadi ti onal j lap procedure. 
Flt(;Tl~ COOVERT 
FUDction CONVERT is called by the pr09ram when a character 
string needs to be converted to an integer value. The function 
determines the position of the first blank in the field to be 
converted. Depending upon this position, the field is converted to a 
1-, 2- , or 3-digit integer using the builtin function ORO. 
16 
PROCEllll!E PRINT 
Procedure PRINT is called by the prGgram before EXECUTION i. called 

and after ~XECUTION is complete. This procedure prints a heading along 

PART III: FOI!JIAL DESIGN Of SOftWARE SUIUlATQR 
with the data, or the INTEGER_AR. ~RINT is called twice in the program
'. to enable the programmer/user to compare the changes to the data that 

EXECl!l'ICX'l has made. 

'I. 
2 
Vll. SUBTRACTI ~ 
A. Declaration of Variables 
B. Determination of Both Array Types and Locations 
C. Actual Subtraction of Two Values and Assignment 
Element 
to Array 
FOIU!AL DESIGN OF SOITIWIE SIIIUUTOO VIII. STORING AT ~IDIORY 
' ,. A. Declaration of Variables 
B. Determination of Memory Location 
d I. DEClARATI~ C. Determination of Array Type and Location 
A. Declaration of Constants D. Actual Assignment of Array Element to Memory Value 
B. Declaration of Types 
i. Instruction and Data Arrays with Program-Determined IX. JUMPING IF NEGATIVE 
Format A. Declaration of Variables 
il. Data. Temporary, and Address Register Arrays B. Determination of Array Type and Location 
C. Declaration of Variables 
i. Fields 
C. Testing for Negative Value in Array Element 
O. Setting of Flags 
"" 
.I 
ii. 
iii. 
iv. 
Flags 
Files and File Dumps 
Accumulators X. 
E. Assignment of JUMp Label 
\J'IC(N)ITI~AL JUMPING 
A. Setting of Flags' 
, II. MAIN LINE A. Opening of Instruction and Data Files 
B. Reading into Arrays from Files of Instructions and Data 
C. Setting of Flags 
O. Initialization of Accumulators 
Xl. 
B. Assignment of JUMP Label 
C~VERSION 
A. Declaration of Variables 
B. Location of first Blank in Field to be Converted 
E. Calling of Execution C. Conversion of Character String to Integer Value 
, ,. 
III. EXEClJrlON Xli. PRINTING 
MAIN LOOP A. Headings 
A. Substringing of Fields of Each Instruction B. Data 
·~ t 
B. Testing for Last Instruction 
C. Branches to Specific Procedures Dependent Upon Instruction 
Keyword 
D. Search for Next Instruction If a JUMP is Determined 
. ,. i 
IV. LO.IIlING CONSTANTS 
A. Declaration of Variables 
B. Determination of Array Type and Location 
C. Actual Assignment of Constant to Array Element 
V. LOADING mOM MEMORY 
A. Declaration of Variables 
B. Determinati on of Memory Locat ion 
C. Determination of Array Type and Location 
D. Actual Assignment of ~Iemory Value to Array Element 
VI. AIIlITION 
A. Declaration of Variables 
B. Determination of Both Array Types and Locations 
C. Actual Addition of Two Values and Assignment to Array Element 
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